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Abstract
The increase number of eavesdropping or cracker to attack the information and hack the privacy of people. So, the essen-
tial issue is making system capable of ciphering information with rapid speed. Due to the advance in computer eavesdropping and 
cracker that made them to analysis the way of ciphering in rapid speed way. The development in the computer especially in the rapid 
processer in the last decade create the breaching of any system is a matter of time. Owing to most of breaching ways are based on 
analysis of system that requireы to be breached and to try brute force on that system to crack it. However, the lacking of influential 
processers that are capable of breaching system since earlier processors are limit to number of instructions. It can be done in second, 
which was not sufficient trying to break the system using brute force. In addition, the time required is far away from getting valuable 
messages in the time that needed. So, the research gives the focus on performing rapid system for ciphering the information rapidly 
and changing the ciphering every few milliseconds. The changing of ciphering in every millisecond helps system form preventing the 
eavesdropping and cracker from imposing brute force on the system and hacking the messages and images. The system that created 
is based on Advanced Encryption Standard (AES), which is it very best performing algorithm in ciphering and deciphering since it 
doesn’t need complex mathematical formula. The research is about designing system that capable of performing AES by using high 
processer designed on Field programmable gate Area (FPGA). The ciphering of AES using FPGA helps minimize the time required 
to cipher the information. Also, the research will focus on ciphering and deciphering of images by AES using FPGA.
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1. Introduction
The evolution that happens in the computer and the rapid processer that occur during the 
last decade make the breaching of any system is a matter of time [1]. Due most of breaching ways 
are based on analysis of system that need to be breached and to try brute force on that system to 
crack it [2, 3]. However, the lacking of powerful processers that are capable of breaching system 
since pervious processors are limit to number of instructions. It can be done in second, which was 
not sufficient trying to break the system using brute force [4]. In addition, the time required is 
far away from getting valuable messages in the time that needed [5, 6]. Due to these reasons, the 
research gives the focus on performing rapid system that capable of ciphering the information in 
rapid way and changing the ciphering every few milliseconds [7, 8]. The changing of ciphering in 
every millisecond helps system form preventing the eavesdropping and cracker from imposing 
brute force on the system and hacking the messages and images [9].
National Institute of standards and technology (NIST) used the Advanced Encryption 
Standard (AES) as a replacement for 3DES and IDES which was the most used for ciphering in 
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their time. The difference in the way of the AES than the 3DES and IDES is that AES is not based 
on Feistel Structure. The advantage of this structure is that AES can perform the whole block of 
data in single matrix [9].
The system that created is based on AES, which is it very best performing algorithm in 
ciphering and deciphering since it doesn’t need complex mathematical formula [3, 10]. And it has 
flexibility in use because of it can used in ciphering message or images [10, 11]. Also, the AES is 
chosen based on preforming of the algorithm. It was the top on security scoreboard during the two 
previous decades. The evolution of this algorithm that develops pervious these years to became the 
best ciphering ways in network and banking security [12]. 
The system that created in this research is AES using the FPGA. The FPGA is device that ca-
pable of designing processer that capable of performing special algorithm based on the program that 
injected in the FPGA. The special processer that design in FPGA is capable of performing AES on 
images and message depending on the way that needed in attach that insert to the FPGA as input [13]. 
The FPGA is rapid the time that required to ciphering any text message in microsecond and enhanced 
the AES by ciphering and deciphering time required. Due to capability of parallel processing on 
FPGA [14]. The FPGA gives the opportunity to changing the ciphering ever millisecond in rapid 
ways since it only required a microsecond to cipher or decipher any messages [10]. This will help in 
sending information through the network will never be breaching due to rapid changing of ciphering.
A Huge amount of application of AES algorithm used because its ability in cipher data and 
invincible to break and the flexibility in usage [15, 16]. Also, it doesn’t require massive amount 
of resources and that made it powerful in ciphering and deciphering. The AES consisting of four 
element or steps as shown in Fig. 1 [17].








As shown in the Fig. 1 each round consist from various steps which these steps are SubBytes, 
which used to divide the bytes of messages into pieces in order to encrypt this message and ex-
change each pixel that want to be ciphering with value that located in S-Box. On the other hand, the 
second steps are ShiftRows, which will shift each row in amount that may be different from others 
row in the message or images. The last but not least step is MixColumns that will mix four bytes of 
each column and it will explain later in ciphering section. The last step is ADDRoundKeys. This 
step is used to add key in every round of the ciphering process. These steps are power of AES since 
it very complex and truck steps that made to create the mighty of AES algorithm.
2. AES with FPGA
The AES composed from four steps as mentioned before and can be shown in Fig. 2. As the 
initial step, the AES algorithm is subject to the data needed to be ciphering. It will deter the step 
if the data is required to be cipher as plane text for first operation for changing the plain text to 
state array [15]. Otherwise, if the data is consist from image it will not require to make array state 
since the images will represent as array state. This research uses 256´256 images for ciphering and 
deciphering. The first deterring of program is not needed since the images are represented as array. 
That means the image will go to the following process which will substitute all pixels with a value 
located in S-Box that corresponding to its location. The S-Box is constructed from 16´16 array. The 
number of values that S-Box consisted is 256 values and each one of these values are different from 
others in the same matrix that needed to be ciphered.
Fig. 2. AES Steps
The second step is simply substitution of every pixel in array with value that corresponding to 
the value in S-Box. Since the S-Box is an array and this size of this array is 16 by 16. The S-Box con-
tains 256 values in it and each value is different from other that located in the same matrix. The opera-
tion of substitution of pixels in array with its corresponding value in S-Box can be shown in Fig. 3.
ShiftRows will be the Second step after complete the substitution of all pixel in array with 
its corresponding pixel in S-Box. The ShiftRows as its name mean that shifting all rows in the state 
array to the left. The shifting will be differ from row to row in the same state array matrix and 
the shifting will depends on their location. The shifting process based on Anti-Clock wise and the 
shifting process can be shown in Fig. 4.
In last step but not least the MixColumn, from its name its transform columns. The Mix-
Column will divide every column into 4 bytes block and each block will be transformed into poly-
nomials equation by Galois function GF(28). These polynomial equation will be multiplied by its 
modulo x8+x4+x3+x1+x0 as shown in Fig. 5 [18].
Then the last step will applied which is KeyGenerate and AddRoundKey. This step is first 
generate key for XORed the 16 bytes of the key generated with its corresponding 16 bytes of 
array of image. The key is generated based on the schedule of the algorithm. Fig. 6 shows the 
AddRoundKey process. Finally, when all these steps applied on the state array. The steps will re-








Fig. 3. Transformation of pixel [17]
Fig. 4. ShiftRows processing
Fig. 5. Mix column transformation [19]
Fig. 6. Round Key transformation
The deciphering process will be as reverse to the steps of ciphering. It will start with 
AddRoundKey and back to all previous round. Then, this step completes the results of first round 
will be input to inverse of MixColumn. MixColumn will return each 4 byte to its original results by 
multiply each 4 bytes with module of GF(8) equation. Then the results of this will go to the third step. 











order and location before Shifting Row. The final step will be applied when Sub Byte will return 
each value of the state to its real value based on the S-Box. The results of Sub Byte will be the 
original images or the plain text.
Fig. 7. Three Rounds of AES
3. Material and methods
Spartan 3AN is used for the implementation of the proposed algorithm as the device 
to implement the algorithm and has been programmed using Very High-level Design Lan-
guage (VHDL). VHD L is used in this project for configuring and applying the AES algorithm 
in the FPGA. This language is one of the most famous languages that used in programming and 
configurable the FPGA. As known FPGA is very complicated devices specially in coding and 
working while in contrast it gives great results compare to other devices in the same field. The 
VHDL is used in Synthesis, simulation and generating the programmable file code for each 
structure and sections of AES algorithm in the FPGA and it can be shown in Fig. 7. The flexibi-
lity of fully utilizing and programing FPGA to achieve great results in ciphering and deciphering 
of AES in FPGA is noted.
4. Results
Rapid ciphering of information is most important in our days since the evolution of massive 
information need ciphering to transmit to their recipient. However, the using of FPGA help to im-
prove of rapid ciphering of Image using AES. The combination of AES algorithm requires massive 
resource and injected on FPGA help to rapid ciphering of images. The time required to cipher 
256×256 image is only 20 nanoseconds as shown in Fig. 8. This time is very helpful since it can 
cipher and decipher multiple images with no time.









Also, the resources of AES that toke from the FPGA resource are small as shown in Table 1. 
The FPGA that used in this experiment is Spartan 3AN and a frequency. The FPGA faster the ope-
ration of ciphering of image since it used parallel processing that means perform multiple tasks 
in same time if none of these tasks related to each other. The AES algorithm took the advantage 
of FPGA since most of their procedure is not related to each other. The resource that allocated in 
FPGA when injecting AES on it is explained as shown below. 
Table 1
Adopted FPGA Resources
Logic Utilization Used Available Utilization
Number of Slices 2000 5888 34 %
Number of Slice Flip Flops 812 11776 7 %
Number of 4 input LUTs 950 11776 8 %
Number of bonded IOBs 12 372 3 %
Number of GCLKs 1 24 4 %
In addition, the program is used to changing the ciphering with every millisecond. It will 
allow to give more confidently to the system and this will not be happening if the FPGA not here. 
The proposed is compared with different algorithm and different types of FPGA devices and these 
different algorithms are used different types of approach to encryptions data. However, the results 
that have been taken from this proposed algorithm is more greats than other as shown in Table 2. 
The table shows that all the proposed approach used 128 bits for ciphering compare to 256 bits 
which is more security and more reliable than other methods. However, this cost the proposed ap-
proach more time than other for ciphering due to the large size of the algorithm. Also, the results 
shows that the number of slices that is used is small compared to other since the algorithm used 
256 bits types of algorithm compared to 128 bits for other methods. Also, it can be shown that the 
throughput of the algorithm is less than Harshali Zodpe and Ashok Sapkal due to two facts the 
first they used faster FPGA devices so the throughput is faster the other is that the algorithm used 
256 bits in ciphering compared to 128 bits in the other methods.
Table 2
Comparative between different types AES approach [20]
Design Device Bit width (bits) No. of Slices Throughput (Gbps)
Proposed Spartan 3 AN 256 2000 4.23
Wang and Ha XC6VLX240T 128 15,612 1.88
Qiang et al. XC4VLX60 128 1975 2.06
Harshali Zodpe and Ashok Sapkal XC7VX690T 128 4089 6.34
5. Discussion of experimental results
Defending the data is the most important as for world international or personal to 
saves data. Every year many algorithms are either formed or add new features to the previous 
algorithms to enhance the security of algorithms. This research used the most effective algorithm 
which is AES. FPGA is used in this research for speed-up the process of the algorithm and had 
made major effect to the speed of the algorithm with only 20 ns for complete the ciphering of 
nine round. The algorithm used the 256 bits for ciphering which is great enhancement in the se-
curity to cipher text due to the fact the eavesdropping needs more time to deciphering and more 
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sophisticated computer to break the system compared to 64 or 128 AES algorithm. There is no 
limitation in 256 AES algorithm in this research due to using the FPGA for ciphering and de-
ciphering since the FPGA used the parallel processing that allow to perform multiply process 
in the same and this save time for performing the 256-AES. However, without the FPGA used 
256-AES for ciphering and deciphering is bit slower since it required more process for ciphering than 
other 64 or 128 AES algorithm. The enhanced for this research is to use on high quality image and 
tried to compress the image and also tried to used multiple single processors like using multiple 
raspberry-pi or Arduino to provide the same results like FPGA. 
6. Conclusion
The massive resource of information increases in every day the advance of the compu-
ters that used by eavesdropping to attack these data. It gives the essentiality to find way to rapid 
ciphering and to changing ciphering from time to time to make it invincible to eavesdropping 
to hack system. This done by union the FPGA and AES since the AES has the best scoring in 
security scoreboard and FPGA is special device. It allows to create special processor to do the 
AES operations. The FPGA help in festering the ciphering of AES in only 20 nanoseconds for 
image sized 256´256 pixels. And this done due to the ability of FPGA in performing the parallel 
processing and support of the AES algorithm to work in parallel. The next steps in this research 
will applied the algorithm on larger image size and to perform the algorithm on other devices to 
like Raspberry Pi and Arduino in parallel mode.
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